# VLSI architecture for the computation of the diameter and the closest points of a set* 

Gopal Panneerselvam<br>Department of Electrical Engineering, The University of Manitoba, Winnipeg, Canada R3T 2 N 2. Abstract

VISt atelbitecture using systolic arrays for the computation of the diameter (maxithum distance between two points) and the closest points (minimum distance between two points) for a set of points is developed and presented. An optimal time complexity for these computations irrespective of the number of points in the set and their dimensionality has been achieved.

Key words: Diameter and closest pair of points of the set, pseudo-matrix multiplication, systolic architecture.

## I. Introduction

The diameter (raximum distance between any two points) and the closest points (minimum distance between any two points) in a set of points have many applications in pattern recognition and computational geometry ${ }^{1,2}$. The diameter and the closest points of a set of $N$ points are detined as follows:

$$
\begin{aligned}
& \text { Diameter }(S)=\max _{i, i}\left\{d\left(P^{i}, P^{\prime}\right)\right\} \\
& \text { Closest points }(S)=\min _{k, i}\left\{d\left(P^{k}, P^{\prime}\right)\right\}
\end{aligned}
$$

where $d$ denotes the distance measure in $L_{P}$ metric and $1 \leq i, j, l, k \leq N$.
The problem is to select two pairs of points in the set of $N$ points with a pair having a maximum distance between them and the other a minimum. The straight forward way of solving this problem is to compute the distances between all the pair of points in the set and then select the maximum and minimum distances which in turn give a pair of points corrcsponding to the diameter and the closest points respectively. The distance computation increases rapidly with the number of points in the set $(N)$ and their dimensionality ( $D$ ). The complexity of this problem is $O\left(N^{2} D\right)$ for distance computations and $O\left(N^{2}\right)$ for comparisons. Since the computation is time consuming, many researchers have developed ${ }^{3,2}$ more efficient algorithms only for $D=2$. There is no faster algorithm available to date for $D>2$. To achieve an optimal time complexity for $D \geq 2$, VLSI architecture is developed and implemented.

[^0]
## 2. Systolic arrays implementation

Consider a set $S=\left\{P^{\prime}, P^{2}, \ldots P^{\prime}, \ldots P^{v}\right\}$ consisting of $N$ points. Each point in the $D$ dimensional space can be represented as a vector, $P^{t}=\left\{a_{1}^{i}, a_{2}^{i}, \ldots a_{D}^{i}\right\}$ for $1 \leq i \leq N$. To select the maximum and minimum distances between any two points, one has to calculate the distance between cach point and rest of the points in the set, i.e., $p^{t}$ to $P^{2}, p^{3}, \ldots, p^{N}, p^{2}$ to $P^{3}, p^{4}, \ldots p^{2}, \ldots P^{2}$ to $P^{+1}, p^{+2}, \ldots p^{2}, \ldots$ and then the maximum and minimum values of the distances are identified with respect to their pair of points.

These distance computations can be formulated as a pseudo-matrix multiplication as described by Liu and Fu ${ }^{3}$, and Panneerselvam ${ }^{+}$, given as $T=S_{\circ} S^{7}$. This pseudo-matrix multiplication is expounded in fig. 1 , where $S$ contains all the $N$ points and forms as a matrix of dimension $N \times D$, and $T$ is the resultant matrix of order $N \times N$ due to the pseudo-matrix multiplication. The element $b$ in $T$ represents the distance between the points $i$ and $j$ or $j$ and $i$. The diagonal elements in the matrix represent the distance between the same points which is zero; therefore, the dimension can be reduced as $N-1$ instead of $N$. It is also evident that $T$ is a symmetric matrix and there are $(N-1)$, $(N-2), \ldots 1$ elements in $T$.

The distance between any two points in $L_{p}$, metric is given as follows:

$$
d_{p}\left(P^{i}, p^{\prime}\right)=\left\{\left|a_{1}^{i}-a_{1}^{\prime}\right|^{p}+\left|a_{2}^{\prime}-a_{2}^{\prime}\right|^{p}+\ldots\left|a_{\nu}^{i}-a_{D}^{\prime}\right|^{p}\right\}^{1 / p}
$$

for $p=1,2, \ldots$

$$
\boldsymbol{d}_{\infty}\left(P^{i}, P^{j}\right)=\max \left\{\left|a_{1}^{i}-a_{1}^{j}\right|,\left|a_{2}^{\prime}-a_{2}^{\prime}\right|, \ldots\left|a_{D}^{\prime}-a_{p}^{\prime}\right|\right\}
$$

Once the distances between every point and rest of the points are computed, one has to identify the largest and the smallest ( $>0$ ) distances with respect to their pair of points. To select the pair of points in the set, the distances have to be labelled, as shown in fig. 1. For example, the $i$ th row of the matrix $T$, i.e., $b_{i}^{1}, b_{i}^{2}, \ldots b_{i}^{i}, \ldots b_{i}^{j} \ldots b_{i}^{N}$ can be labelled as $c_{i}^{1}, c_{i}^{2}, \ldots c_{i}^{i}, \ldots c_{i}^{i}, \ldots c_{i}^{N}$, where $c_{i}$ represents the points $i, j$ having distance $b_{i}^{j}$, between them and $1 \leq i, j \leq N$.

This compute-bound problem can be solved as follows. First compute all the distances with respect to every point to rest of the points in the set, then label them. These operations require 'compute' processors. Next, compare all distances and select a subset $T_{1}$ which contains only ( $n-1$ ) maximum distances from $T$ such that every element in the subset represents the largest element of $N-1$ rows. Simultancously select another subset $T_{2}$ which contains only $(n-1)$ minimum distances. These comparisons require 'compare_max' and 'compare_min' processors for respective operations. Finally, choose a single element of the subsets, $T_{1}$ and $T_{2}$, which possess the maximum and the minimum values, respectively. To hold the maximum and minimum values, the 'compare_max__hold' and 'compare__min_hold' processors are used. Since the distances are identified along with their labels, one can easily identify the pair of points.

To increase the degree of concurrency in computations, the systolic system is designed. Each processor is square-shaped, that contains four inputs and four outputs. The data


Fig. 1. The pseudo-matrix multiplication.
flow diagram for the systolic architecture is shown in fig. 2, for a set of points $N=7$ and $D=5$. As the diagonal elements in the matrix $T$ are zeros, atwo-dimensional network of $(N-1) \times D$ compute processors is sufficient to compute all the distances. The systolic architecture uses $N-2$ compare_max and compare_min processors. To hold the maximum and minimum distances, the last compare processors' design is modified with hold registers. As soon as the distance computations and comparisons are over, the compute_max__hold processor releases the maximum distance along its label. In a similar manner, the compare_min_hold processor releases the closest distance of the set along its label.
The data stream of $S$, i.e., the data of the set $S=\left\{P^{1}, P^{2}, \ldots P^{N}\right\}$ enters from the top and moves down the network. While a copy of the same data stream in a different order, i.e., $S_{1}=\left\{P^{2}, P^{3}, \ldots P^{N}\right\}$, enters from the bottom of the network and flows up, at the same time, the distance components stream $U=\left\{b_{1}^{1}, b_{2}^{2}, \ldots b_{1}^{N}, \ldots b_{N,}^{1}, b_{N}^{2}, \ldots\right.$ $\left.b_{N}^{N}\right\}$ and the index components stream $V=\left\{c_{1}^{1}, c_{2}^{1}, \ldots c_{1}^{N}, \ldots c_{N}^{1}, c_{N}^{2}, \ldots C_{N}^{N}\right\}$ enter from the left side of the network and move towards right. The data circulation is controlled by the system clock and the processors' algorithms. The data streams $S$ and $S_{1}$ move in directions opposite to each other. The distances and index components ( $U$ and $V$ ) move parallel to each other but orthogonal to the data streams of $S$ and $S_{1}$. The four data streams are skewed as shown in fig. 2. This ensures that proper data reach the appropriate processors at the correct time. One can reduce the distance computations considerably, by utilizing the symmetric property of matrix $T$.

## 3. Design concept of processors

The systolic square array network contains $(N-1) * D$ compute processors, $(N-1)$ compare_max/compare__min processors, a compare_max_hold processor and a compare_min hold processor. Each processor contains an ALU, a buffer register and four pipelines. Each pipeline is assigned for a particular data. The algorithmic principles of the processors are as follows.

The recurrence relation of the compute processors are given below.

$$
\begin{array}{ll}
b_{i}^{j}(1) & :=0 \\
b_{i}^{\prime}(d+1) & :=b_{1}^{j}(d)+\left|a_{d+1}^{i}-a_{d+1}^{j}\right|^{p} \\
b_{i}^{\prime} & :=b_{i}^{j}(D+1) \\
a_{d}^{i} & :=a_{d}^{i}(t) \\
a_{d}^{\prime} & :=a_{d}^{j}(t) \\
c_{i}^{j} & :=c_{i}^{l}(t)
\end{array}
$$

where $t$ represents the active time of the processor. The internal structure of the compute processor is exhibited in fig. 3.

The algorithmic principle of the compare_max processor, which compares two distances and selects the larger one, is as follows.

$$
\begin{aligned}
& \text { If } \quad a \geq c \text { then } \\
& \quad e:=a ; f:=b ; g:=c ; h:=d .
\end{aligned}
$$

Else

$$
e:=c ; f:=d ; g:=a ; h:=b
$$

The block diagram of the compare_max processor is shown in fig. 4.


Fig. 3. Internal structure of the compute processor.


Fig. 4. Internal strucrure of the compare processor.

In a similar manner, the compare__min processor is designed to select the smallest distance from two distances. The compare__max hold and compare_min_hold processors are modified designs of the compare__max and compare_min processor, respectively. These processors hold and relcase the maximum and the minimum distances by setting the end of execution flags.

The important micro operations are as follows:

1. Transfer the data serially into the registers either from memory or from the previous processors.
2. Do the following operations sequentially (as per the-algorithms).

where $B u$ represents buffer register. The total time required for one operation includes $n$ clock cycles to transfer one word of $n$ bits length for step (1) and 3 clock cycles for step (2) i.e, considering the longer time requirement of these operations. The processors are synchronized on the basis of time requirement of the compute processor. This $n+3$ clock cycles are assumed as unit time for single operation, for the case of $p=1$. The design of compute processor will vary depending upon the metric chosen.

## 4. Conclusion

VLSI architecture for the computation of the diameter and the closest points of a set of points has been proposed. The overall computations require only ( $3 N+D-1$ ) time units. In contrast, a uniprocessor requires $O\left(N^{2} D\right)$ computations and $O\left(N^{2}\right)$ comparisons for the minimum distance and $O\left(N^{2}\right)$ comparisons for the maximum distance. For example, if $N=100, D=5$ then a uniprocessor requires 50,000 computations and 20,000 comparisons as compared to 204 time units for the VLSI architecture. Also, by computing AT and AT² (area and time bounds) one can easily show that, the bounds are optimal. The concept of these problems can also be extended to the polygon problems, all nearest neighbors of the set, and problems of similar nature.

## Acknowledgment

This research work is supported by the National Overseas Scholarship, Ministry of Home Affairs, Government of India, New Delhi, India.

## References

1. Toussain: G. T. Pattern recognition and geometrical complexity, Proc, Sht int. Conf. Patlern Recognies, 1980, pp. 1324-1347.
2. Shamos, M. I.
3. Liv H. H. AND

Fu, K. S.
4. Pannetrselvam. G.
5. Kung, H. T. and

Lelerson, C.E.

Computatomal geomary, Ph, D. Thesis, Computer Science Department, Yake University. 1978.

VLSS architectures for minimum-distance dassification. Proc. IEEE $\operatorname{mo}$. Conf. on Computer Design: VLSt in Computers, Oct. 31-Nov. 3, 1983, pp. 549-552.

VLSI architectures for the $k$-acarest neighbor problem, Proc. In. Conf. on Compaiors, System if Sigoal Procerang, Bangalore. India, December 10-12, 1984, pp. 1487--1494.
Systolic arrays for VLSI: Introduction to VLSI system, by C. A. Mead and L. A. Conway, Addison-Wesley, Reading, Mass. 1980.


[^0]:    *First presented at the Platinum Jubilee Conference on Systems and Signal Processing held at the Indian Institute of Science, Bangalore, India, during December 11-13, 1986.

